



LC7152, 7152M, 7152NM, 7152KM

Universal Dual-PLL Frequency Synthesizers



Overview

The LC7152, 7152M, 7152NM, 7152KM are universal dual-PLL frequency synthesizers for use in weak signal type cordless telephone applications in the USA, South Korea, and Japan, and broadcast satellite (BS) tuners in the USA and Europe.

Features

- Dual charge pump built in for fast channel switching
- Digital lock detector enables PLL lock status check with crystal oscillator precision
- Programmable reference frequency divider supports various applications
- The LC7152NM is a built-in power-on reset circuit version of the LC7152M
- The LC7152KM is an enhanced frequency characteristics version of the LC7152M

Functions


- 2-system PLL built-in (dual PLL)
- 16-bit programmable local-oscillator divider 1.5 to 55 MHz ($V_{DD} = 2.0$ to 3.3 V), LC7152KM: 55 to 80 MHz ($V_{DD} = 2.7$ to 3.3 V)
- 14-bit programmable reference-frequency divider
320 Hz to 640 kHz reference frequency using a 10.24 MHz crystal oscillator
- Digital lock detector
- Dual charge pump
- Amplifier built-in for an active LPF
- Serial transmission data input (CCB format)
- LC7152NM with power-on reset circuit (pins \overline{OUTA} and \overline{OUTB} become open at power-on)
- 2.0 to 3.3 V supply voltage
- DIP24S and MFP24S packages

• CCB is a trademark of SANYO ELECTRIC CO., LTD.
• CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

Package Dimensions


unit : mm

3067-DIP24S



unit : mm

3112-MFP24S



■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

61199RM (II)/41495TH(ID) No.3889-1/13

LC7152, 7152M, 7152NM, 7152KM

Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V_{DDmax}	V_{DD}	-0.3 to +7.0	V
Maximum input voltage	$V_{INmax(1)}$	CE, CL, DI, AIA, AIB	-0.3 to +7.0	V
	$V_{INmax(2)}$	XIN, PIA, PIB, TEST	-0.3 to $V_{DD}+0.3$	V
Maximum output voltage	$V_{Omax(1)}$	\overline{LDI} , \overline{LDB}	-0.3 to +7.0	V
	$V_{Omax(2)}$	AOA, AOB, \overline{OUTA} , \overline{OUTB}	-0.3 to +15	V
	$V_{Omax(3)}$	PDA1, PDA2, PDB1, PDB2, XOUT	-0.3 to $V_{DD}+0.3$	V
Maximum output current	$I_{Omax(1)}$	\overline{LDA} , \overline{LDB} , \overline{OUTA} , \overline{OUTB}	0 to 3	mA
	$I_{Omax(2)}$	AOA, AOB	0 to 6	mA
Allowable power dissipation	Pd max	$T_a \leq 85^\circ\text{C}$, LC7152	350	mW
		$T_a \leq 85^\circ\text{C}$, LC7152M, 7152NM, 7152KM	160	mW
Operating temperature	Topr		-40 to +85	$^\circ\text{C}$
Storage temperature	Tstg		-55 to +125	$^\circ\text{C}$

Allowable Operating Ranges at $T_a = -40$ to $+85^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	$V_{DD(1)}$	V_{DD}	2.0		3.3	V
	$V_{DD(2)}$	V_{DD} : Serial data retention voltage, see Figure1, *1	1.5			V
	$V_{DD(3)}$	V_{DD} : Power-on reset voltage, $t_R \geq 20\text{ ms}$, see Figure1, *1			0.05	V
Input high-level voltage	$V_{IH(1)}$	CE, CL, DI: $V_{DD} = 2.0\text{ V}$	1.5		5.5	V
	$V_{IH(2)}$	CE, CL, DI: $V_{DD} = 3.3\text{ V}$	1.7		5.5	V
Input low-level voltage	$V_{IL(1)}$	CE, CL, DI: $V_{DD} = 2.0\text{ V}$	0		0.4	V
	$V_{IL(2)}$	CE, CL, DI: $V_{DD} = 3.3\text{ V}$	0		0.6	V
Output voltage	$V_O(1)$	\overline{LDA} , \overline{LDB}	0		5.5	V
	$V_O(2)$	AOA, AOB, \overline{OUTA} , \overline{OUTB}	0		13	V
Input frequency	$f_{IN(1)}$	XIN: Sine wave, capacitively coupled	1.0		13	MHz
	$f_{IN(2)}$	PIA, PIB: Sine wave, capacitively coupled *2	1.5		55	MHz
	$f_{IN(3)}$	PIA, PIB: Sine wave, capacitively coupled *3	55		80	MHz
Input amplitude	$V_{IN(1)}$	XIN: Sine wave, capacitively coupled	200		600	mVrms
	$V_{IN(2)}$	PIA, PIB: Sine wave, capacitively coupled *2,3	100		600	mVrms
Crystal oscillator frequency	$f_{X'tal}$	XIN, XOUT: $CI \leq 50\ \Omega$ $CL \leq 16\text{ pF}$ *4	4	10.24	11	MHz

Note *1 LC7152NM

		FA/FB (serial data input frequency select bits)		V_{DD}	Device
		[0]	[1]		
*2	$f_{IN(2)}$	1.5 to 23 MHz	20 to 55 MHz	2.0 to 3.3 V	LC7152, 7152M, LC7152NM, 7152KM
*3	$f_{IN(3)}$	—————	55 to 80 MHz	2.7 to 3.3 V	LC7152KM

*4 CI is the crystal impedance and CL is the load capacitance.

LC7152, 7152M, 7152NM, 7152KM


Electrical Characteristics in the allowable operating ranges

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Output high-level voltage	V _{OH} (1)	PDA1, PDB1: I _O = 1 mA	V _{DD} - 1.0			V
	V _{OH} (2)	PDA2, PDB2: I _O = 2 mA	V _{DD} - 1.0			V
Output low-level voltage	V _{OL} (1)	PDA1, PDB1: I _O = 1 mA			1.0	V
	V _{OL} (2)	PDA2, PDB2: I _O = 2 mA			1.0	V
	V _{OL} (3)	OUTA, OUTB: I _O = 1 mA			1.0	V
	V _{OL} (4)	LDA, LDB: I _O = 2 mA			1.0	V
	V _{OL} (5)	AOA, AOB: I _O = 0.5 mA, AIA = AIB = 1.2 V			0.5	V
	V _{OL} (6)	AOA, AOB: I _O = 1 mA, AIA = AIB = 1.3 V			0.5	V
Output off-leakage current	I _{OFF} (1)	LDA, LDB: V _O = 5.5 V			5.0	μA
	I _{OFF} (2)	PDA1, PDB1, PDA2, PDB2: V _O = 0/3.3 V	0.01		10.0	nA
	I _{OFF} (3)	AOA, AOB, OUTA, OUTB: V _O = 13 V			5.0	μA
Input high-level current	I _{IH} (1)	CE, CL, DI: V _I = 5.5 V			5.0	μA
	I _{IH} (2)	XIN: V _I = 3.3 V, V _{DD} = 3.3 V	2.0		6.5	μA
	I _{IH} (3)	PIA, PIB: V _I = 3.3 V, V _{DD} = 3.3 V	3.5		10.0	μA
	I _{IH} (4)	AIA, AIB: V _I = 3.3 V		0.01	10.0	nA
	I _{IH} (5)	TEST: V _I = 3.3 V, V _{DD} = 3.3 V		120		μA
Input low-level current	I _{IL} (1)	CE, CL, DI: V _I = 0 V			5.0	μA
	I _{IL} (2)	XIN: V _I = 0 V, V _{DD} = 3.3 V	2.0		6.5	μA
	I _{IL} (3)	PIA, PIB: V _I = 0 V, V _{DD} = 3.3 V	3.5		10.0	μA
	I _{IL} (4)	AIA, AIB: V _I = 0 V		0.01	10.0	nA
	I _{IL} (5)	TEST: V _I = 0 V, V _{DD} = 3.3 V			5.0	μA
Internal feedback resistance	R _f (1)	XIN: V _{DD} = 3.3 V		1.0		MΩ
	R _f (2)	PIA, PIB: V _{DD} = 3.3 V		600		kΩ
Internal pull-down resistance	R _d	TEST: V _{DD} = 3.3 V		30		kΩ
Input capacitance	C _{IN}	XIN, PIA, PIB		2.5		pF
Supply current*1	I _{DD} (1)	V _{DD} (= 2.0 V): f _{IN} = 55 MHz		3.0	8.0	mA
	I _{DD} (2)	V _{DD} (= 3.3 V): f _{IN} = 55 MHz		7.0	14.0	mA
Supply current*2	I _{DD} (4)	V _{DD} (= 2.0 V): f _{IN} = 55 MHz		1.5	4.5	mA
	I _{DD} (5)	V _{DD} (= 3.3 V): f _{IN} = 55 MHz		3.9	8.0	mA

Note *1. Dual PLL operation (both PLL-A and PLL-B), SB= 0, XIN= 10.24 MHz (crystal), PIA and PIB input = 100mVrms at f_{IN}, all other inputs at V_{SS}, all other outputs open.


*2. Standby mode: Single PLL operation (PLL-A operating and PLL-B stopped), SB = 1, XIN = 10.24 MHz (crystal), PIA input = 100mVrms at f_{IN}, all other inputs at V_{SS}, all other outputs open.

Pin Assignment



Top view
A03478

Equivalent Block Diagram



A03470

Pin Functions

Symbol	Pin No.	Function	Symbol	Pin No.	Function	
PIB	16	Side-B oscillator signal input	PDB2	23	Sub charge pump	
XIN	1	Crystal oscillator	PDB1	22	Main charge pump	
XOUT	24		AIB	21	Low-pass filter transistors	
PIA	14	Side-A oscillator signal output	AOB	20		
VDD	17	Power supply	OUTB	19	General-purpose output port	
VSS	15	Ground	LDA	6	Side-A unlock detection	
CE	2	Serial data input	PDA2	9	Sub charge pump	
CL	3		Chip enable	PDA1	10	Main charge pump
DI	4		Clock	AIA	11	Low-pass filter transistors
TEST	8	Data	AOA	12		
NC	7, 18	No connections	OUTA	13	General-purpose output port	
LDB	5	Side-B unlock detection				

LC7152, 7152M, 7152NM, 7152KM

Pin Description

Symbol	Pin No.	Function	Description of function												
PIA	14	Side-A local oscillator signal input	<ul style="list-style-type: none"> Side-A programmable divider. The input frequency ranges are as follows. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>FA = [0]</th> <th>FA = [1]</th> <th>V_{DD}</th> <th>Device</th> </tr> </thead> <tbody> <tr> <td>1.5 to 23 MHz</td> <td>20 to 55 MHz</td> <td>2.0 to 3.3 V</td> <td>LC7152, 7152M LC7152NM, 7152KM</td> </tr> <tr> <td>—————</td> <td>55 to 80 MHz</td> <td>2.7 to 3.3 V</td> <td>LC7152KM</td> </tr> </tbody> </table> FA: Serial data Bits DA0 to DA15 determine the divider ratios Divider ratio N = 272 to 65535 	FA = [0]	FA = [1]	V _{DD}	Device	1.5 to 23 MHz	20 to 55 MHz	2.0 to 3.3 V	LC7152, 7152M LC7152NM, 7152KM	—————	55 to 80 MHz	2.7 to 3.3 V	LC7152KM
FA = [0]	FA = [1]	V _{DD}	Device												
1.5 to 23 MHz	20 to 55 MHz	2.0 to 3.3 V	LC7152, 7152M LC7152NM, 7152KM												
—————	55 to 80 MHz	2.7 to 3.3 V	LC7152KM												
PIB	16	Side-B local-oscillator signal input	<ul style="list-style-type: none"> Side-B programmable divider The input frequency ranges are the same as for PIA. FB(→ FA): Determined by the serial data Bits DB0 to DB15 determine the divider ratios Divider ratio N= 272 to 65535 Serial data: Bit SB is the standby mode control bit When SB = 1, standby mode is selected. In standby mode, side-B is stopped, PIB is pulled down to V_{SS}. When SB = 0, normal operation is selected. 												
XIN XOUT	1 24	Crystal oscillator	<ul style="list-style-type: none"> Crystal oscillator connections (C_I ≤ 50 Ω, C_L ≤ 16pF). Note) When using a crystal other than as indicated above, its compatibility with the crystal oscillator must be thoroughly studied. 												
PDA1 PDB1	10 22	Side-A main charge pump Side-B main charge pump	<ul style="list-style-type: none"> These are PLL charge pump outputs that output the PLL phase error signals. When the frequency generated by dividing the local oscillator signal frequency by N is higher than the reference frequency, the charge pump outputs a high-level signal for the phase error; when lower, the charge pump outputs a low-level signal for the phase error. If the two values match, these pins go to high-impedance. fosc/N > fref or leading → Positive Pulse fosc/N < fref or lagging → Negative Pulse fosc/N = fref and coincidence → High-Impedance (*SB = [1] : PDB1 → High-Impedance) 												
PDA2 PDB2	9 23	Side-A sub charge pump Side-B sub charge pump	<ul style="list-style-type: none"> PLL charge pump output; outputs PLL phase error signal only when the unlock condition is detected. The unlock detection threshold is set by serial data bits UL0 and UL1. When a phase error that is shorter than the detection threshold occurs, this signal goes to high impedance and the phase error signal for the main charge pump is output. The output pulse of the phase error signal has the same polarity as the main charge pump. 												
$\overline{\text{LDA}}$ $\overline{\text{LDB}}$	6 5	Side-A unlock detector output Side-B unlock detector output	<ul style="list-style-type: none"> Outputs the PLL lock/unlock status. Locked: Open Unlocked: Low The unlock detection threshold for lock/unlock discrimination is set by serial data bits UL0 and UL1. The output phase error extension is set by serial data bits UE0 and UE1. For details, refer to the description of the serial data. SB = 1: LDB → Open 												
AIA AOA AIB OAB	11 12 21 20	Side-A low-pass filter transistor Side-B low-pass filter transistor	<ul style="list-style-type: none"> MOS N-channel transistor for the PLL filter The AOA and AOB output withstand voltage is 13V. 												
$\overline{\text{OUTA}}$ $\overline{\text{OUTB}}$	13 19	Side-A general purpose output port Side-B general purpose output port	<ul style="list-style-type: none"> These latch the serial data bits OA and OB that are sent from the controller, and then invert and output the data. (OUTA can also output XIN divided by two.) In the LC7152NM, OUTA and OUTB are open at the power-on reset. 												

For more information on crystal oscillator : Nihon Dempa Kogyo Co., Ltd.

Continued on next page.

LC7152, 7152M, 7152NM, 7152KM


Continued from preceding page.

Symbol	Pin No.	Function	Description of function
CE *1	2	Chip enable input	• Set this pin high when inputting serial data to the LC7152.
CL *1	3	Clock input	• Clock for data synchronization when inputting serial data to the LC7152.
DI *1	4	Data input	• Input for serial data being sent from the controller to the LC7152.
V _{DD} V _{SS}	17 15	Power supply Ground	• LC7152 power supply pin.
TEST	8	IC Test input	• LC7152 test pin. (Normally V _{SS} or open.) • However, divide-by-two XIN frequency is output from the pin $\overline{\text{OUTA}}$ by applying the V _{DD} level voltage after serial data transfer (T ₀ = T ₁ = T ₂ = 0). Crystal oscillation frequency can be checked normally when the pin is left open.

*1 The input “H” voltage and the input “L” voltage on the CE, CL, and DI pins are V_{IH} = 1.5 to 5.5V and V_{IL} = 0 to 0.4V when V_{DD} = 2.0V. When V_{DD} = 3.3V, then V_{IH} = 1.7 to 5.5V and V_{IL} = 0 to 0.6V. (Voltage greater than V_{DD} may be applied to V_{IH}.)

Serial Input Data (PLL Control data) format


Mode1: Latch-1 data (programmable divider data)




A00252

LC7152, 7152M, 7152NM, 7152KM

Mode 2: Latch-2 data (reference divider and control data)



Serial Data Transfer Timing



Symbol	Parameter	10.24 MHz crystal	Other crystal frequencies
t_{SU}	Data setup time	At least 0.40 μ s	At least $4/f_{X'tal}$
t_{HD}	Data hold time	At least 0.40 μ s	At least $4/f_{X'tal}$
t_{EL}	Enable low-level pulse width	At least 0.40 μ s	At least $4/f_{X'tal}$
t_{ES}	Enable setup time	At least 0.40 μ s	At least $4/f_{X'tal}$
t_{EH}	Enable hold time	At least 0.40 μ s	At least $4/f_{X'tal}$
t_{CL}	Clock low-level pulse width	At least 0.40 μ s	At least $4/f_{X'tal}$
t_{CH}	Clock high-level pulse width	At least 0.40 μ s	At least $4/f_{X'tal}$
t_{LA}	Latch propagation delay	Up to 0.40 μ s	Up to $4/f_{X'tal}$

Note Perform data transfer after the crystal oscillations normalize. Data transferred before normal oscillations will not be recognized.

LC7152, 7152M, 7152NM, 7152KM

Description of Serial Data


No.	Controller/Data	Description	Related Data																																																																														
(1)	Side-A programmable divider data: DA0 to DA15	<ul style="list-style-type: none"> This data sets the side-A programmable divider number. This data is a binary value in which DA0 is the LSB. The range of divider values that can be set is 272 to 65,535. $NA = fVCO-A/fref$ 	R0 to R13																																																																														
(2)	Side-B programmable divider data: DB0 to DB15	<ul style="list-style-type: none"> This data sets the side-B programmable divider number. This data is a binary value in which DB0 is the LSB. The range of divider values that can be set is 272 to 65,535. $NB = fVCO-B/fref$ 	R0 to R13																																																																														
(3)	Reference frequency data: R0 to R13	<ul style="list-style-type: none"> This data sets the reference divider number. This data is a binary value in which R0 is the LSB. The range of divider values that can be set is 8 to 16,383. (Actual divider number) = (setting) x 2 (reference frequency: fref) = $(f_{X'tal} \cdot XIN) / (\text{actual divider number})$ 	UL0 UI1 UE0 UE1																																																																														
(4)	Output port data: OA, OB	<ul style="list-style-type: none"> This data determines the output on the general-purpose output port. OA → OUTA OB → OUTB Data 0: open; Data 1: low During the power-on reset in the LC7152NM, OA and OB are both "0". 																																																																															
(5)	Input frequency range switching data: FA, FB	<ul style="list-style-type: none"> This data switches the input frequency range for the PIA and PIB pins. (FA → PIA, FB → PIB) <table border="1" style="margin: 10px auto; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Data</th> <th style="width: 90%;">Supply voltage (V_{DD})</th> </tr> </thead> <tbody> <tr> <td></td> <td>2.0 to 3.3 V</td> </tr> <tr> <td>[0]</td> <td>1.5 to 23 MHz</td> </tr> <tr> <td>[1]</td> <td>20 to 55 MHz</td> </tr> </tbody> </table> <ul style="list-style-type: none"> In the case of the LC7152KM: Data 1: 55 to 80 MHz (V_{DD} = 2.7 V to 3.3 V) 	Data	Supply voltage (V _{DD})		2.0 to 3.3 V	[0]	1.5 to 23 MHz	[1]	20 to 55 MHz	DA0 to DA15 DB0 to DB15																																																																						
Data	Supply voltage (V _{DD})																																																																																
	2.0 to 3.3 V																																																																																
[0]	1.5 to 23 MHz																																																																																
[1]	20 to 55 MHz																																																																																
(6)	Standby mode data : SB	<ul style="list-style-type: none"> This data puts the PLL in standby mode. SB = 1: standby mode (LDB pin: open) <ul style="list-style-type: none"> → Single PLL operation: Side-A operating, side-B stopped SB = 0: standby mode off <ul style="list-style-type: none"> → Dual PLL operation: Side-A operating, side-B operating During the power-on reset in the LC7152NM, SB is "1". 																																																																															
(7)	Unlock detection data : UL0, UL1 : UE0, UE1	<ul style="list-style-type: none"> This is the phase error detection threshold data that is used for PLL lock/unlock discrimination. If the threshold shown in the table is exceeded, the unlocked state is detected. <p style="text-align: right;">unit : μs</p> <table border="1" style="margin: 10px auto; border-collapse: collapse;"> <thead> <tr> <th rowspan="2">UL0</th> <th rowspan="2">UL1</th> <th rowspan="2">Phase error detector threshold</th> <th colspan="5">XIN : fXIN [MHz] example</th> </tr> <tr> <th>4.0</th> <th>7.2</th> <th>8.0</th> <th>10.24</th> <th>12.8</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>←</td> <td>←</td> <td>←</td> <td>←</td> <td>←</td> </tr> <tr> <td>1</td> <td>0</td> <td>$\pm 4/f_{X'tal}$</td> <td>± 1.00</td> <td>± 0.55</td> <td>± 0.50</td> <td>± 0.39</td> <td>± 0.31</td> </tr> <tr> <td>0</td> <td>1</td> <td>$\pm 16/f_{X'tal}$</td> <td>± 4.00</td> <td>± 2.22</td> <td>± 2.00</td> <td>± 1.56</td> <td>± 1.20</td> </tr> <tr> <td>1</td> <td>1</td> <td>$\pm 64/f_{X'tal}$</td> <td>± 16.00</td> <td>± 8.88</td> <td>± 8.00</td> <td>± 6.25</td> <td>± 5.00</td> </tr> </tbody> </table> <p>(Note) Note that if the data changes in lock state, the PLL will be unlocked temporarily.</p> <ul style="list-style-type: none"> The detected phase error (ϕE) signal can be extended by a certain amount of time and output on the LDA and LDB pins. This data determines the length of this extension. However, when UL0 = UL1 = 0, the phase error is not extended, and is output directly. <p style="text-align: right;">unit : ms</p> <table border="1" style="margin: 10px auto; border-collapse: collapse;"> <thead> <tr> <th rowspan="2">UE0</th> <th rowspan="2">UE1</th> <th rowspan="2">Reference frequency fref</th> <th colspan="3">Reference frequency : fref [kHz] example</th> </tr> <tr> <th>1 kHz</th> <th>5 kHz</th> <th>12.5 kHz</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>$4 \times (1/fref)$</td> <td>4.0*</td> <td>0.8</td> <td>0.32</td> </tr> <tr> <td>1</td> <td>0</td> <td>$8 \times (1/fref)$</td> <td>8.0</td> <td>1.6</td> <td>0.64</td> </tr> <tr> <td>0</td> <td>1</td> <td>$32 \times (1/fref)$</td> <td>32.0</td> <td>6.4*</td> <td>2.56</td> </tr> <tr> <td>1</td> <td>1</td> <td>$64 \times (1/fref)$</td> <td>64.0</td> <td>12.8</td> <td>5.12*</td> </tr> </tbody> </table> <p style="text-align: center;">(*standard value)</p>	UL0	UL1	Phase error detector threshold	XIN : fXIN [MHz] example					4.0	7.2	8.0	10.24	12.8	0	0	0	←	←	←	←	←	1	0	$\pm 4/f_{X'tal}$	± 1.00	± 0.55	± 0.50	± 0.39	± 0.31	0	1	$\pm 16/f_{X'tal}$	± 4.00	± 2.22	± 2.00	± 1.56	± 1.20	1	1	$\pm 64/f_{X'tal}$	± 16.00	± 8.88	± 8.00	± 6.25	± 5.00	UE0	UE1	Reference frequency fref	Reference frequency : fref [kHz] example			1 kHz	5 kHz	12.5 kHz	0	0	$4 \times (1/fref)$	4.0*	0.8	0.32	1	0	$8 \times (1/fref)$	8.0	1.6	0.64	0	1	$32 \times (1/fref)$	32.0	6.4*	2.56	1	1	$64 \times (1/fref)$	64.0	12.8	5.12*	
UL0	UL1	Phase error detector threshold				XIN : fXIN [MHz] example																																																																											
			4.0	7.2	8.0	10.24	12.8																																																																										
0	0	0	←	←	←	←	←																																																																										
1	0	$\pm 4/f_{X'tal}$	± 1.00	± 0.55	± 0.50	± 0.39	± 0.31																																																																										
0	1	$\pm 16/f_{X'tal}$	± 4.00	± 2.22	± 2.00	± 1.56	± 1.20																																																																										
1	1	$\pm 64/f_{X'tal}$	± 16.00	± 8.88	± 8.00	± 6.25	± 5.00																																																																										
UE0	UE1	Reference frequency fref	Reference frequency : fref [kHz] example																																																																														
			1 kHz	5 kHz	12.5 kHz																																																																												
0	0	$4 \times (1/fref)$	4.0*	0.8	0.32																																																																												
1	0	$8 \times (1/fref)$	8.0	1.6	0.64																																																																												
0	1	$32 \times (1/fref)$	32.0	6.4*	2.56																																																																												
1	1	$64 \times (1/fref)$	64.0	12.8	5.12*																																																																												

Continued on next page.

Continued from preceding page.

No.	Controller/Data	Description	Related Data						
(8)	Dead zone control data: DZ	<ul style="list-style-type: none"> This data controls the phase comparator dead zone. ($DZA < DZB$) <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>DZ</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>DZA</td> </tr> <tr> <td>1</td> <td>DZB</td> </tr> </tbody> </table>	DZ	Mode	0	DZA	1	DZB	
DZ	Mode								
0	DZA								
1	DZB								
(9)	IC test data: T0, T1, T2	<ul style="list-style-type: none"> This is the IC test mode switching data. The user does not need to be concerned about this data. Assume that $T0 = T1 = T2 = 0$. Normally, the test pins must be either at V_{SS} or left open. 							

Power-on Reset supply voltage




A03480


- Power-on reset is performed when the supply voltage V_{DD} exceeds 2.0 V by power application after the V_{DD} has once fallen under 0.05 V and kept the level for at least 20ms.
- Latch data is retained when the V_{DD} is 1.5 V, where power-on reset is not performed.

LC7152, 7152M, 7152NM, 7152KM

Sample Application Circuit (FCC: 10 ch 46/49 MHz cordless telephone)



Dual Charge Pump Descriptions



A00256

If an unlock state is detected at channel switch, the sub-charge pump operates, R1M/R1S becomes R1, low-pass filter's time constant is reduced, and the lockup accelerates.

When the circuit is locked, side-band characteristics and modulation characteristics are improved by making the sub-charge pump off, i.e., floating, R1M to be R1, and increasing low-pass filter's time constant.

Device Comparison

Device	Operating frequency			Power-on reset circuit	Package
	FA/FB = 0	FA/FB = 1			
	1.5 to 23 MHz	20 to 55 MHz	55 to 80 MHz		
LC7152	Yes	Yes	No	No	DIP24S
LC7152M	Yes	Yes	No	No	MFP24S
LC7152NM	Yes	Yes	No	Yes	MFP24S
LC7152KM	Yes	Yes	Yes (V _{DD} = 2.7 to 3.3 V)	No	MFP24S

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1999. Specifications and information herein are subject to change without notice.